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Abstract
Synchronizers and arbiters are important components of any Globally Asynchronous, Locally Synchronous
network. They contribute to latency, because of the synchronization time required for reliability, and to
metastability delay in the arbiters. Simple models of metastability have served us well up to now, but more
recently work on the characterisation of deep metastability has demonstrated eﬀects in commonly used
components that may need to be taken into account.
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1 Introduction
Synchronization and arbitration are fundamental to the operation of a network
of independently clocked processors because asynchronous data originating from
outside a clocked processor has to be synchronized to the processor clock before it
can be used. This usually involves a choice made on the basis of the arrival time
of the data, which is a continuous variable, and the result of the decision, which
clock edge to use, is discrete. In this situation it is possible to have very small input
time diﬀerences between the data available signal and the clock. Such choices are
diﬃcult as the input energy to the synchronizer circuit falls towards zero when the
time diﬀerence becomes small, and the response time of the circuit then approaches
inﬁnity. In fact there is always a point at which the synchronizer time response can
become longer than the available time, and the synchronizer circuit fails because its
output has not reached a stable state [1], [5]. Asynchronous systems have a similar
problem where the system must decide which of two or more asynchronous requests
for a common processing resource is to be granted ﬁrst. In this case the circuit
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that makes the decision is an arbiter, and the input energy to the arbiter is also
derived from the time diﬀerences between the inputs. Again, this time diﬀerence is a
continuous variable and can also approach zero, with the result that the arbitration
time can approach inﬁnity [5], [7]. In both cases the decision element, usually a ﬂip
ﬂop, has become metastable, and the resolution time of metastability in a ﬂip ﬂop
is important to the reliability of the system.
Typically networks of GALS processors are connected via routers, with network
adapters connecting each processor to the network. If the network is asynchronous,
and the processors synchronous, it will be necessary to synchronize the data in
each network adapter, and arbitrate requests for common resources in the routers.
Both reliability and communication times around the network are aﬀected by the
reliability of the synchronizers and the metastability time in the arbiters, and here
we will examine the characteristics of some metastable circuits, and how they can
aﬀect the systems that use them in ways which are not always easily predictable. In
section 2 we look at synchronizers reliability, and the eﬀects of nanometer process, in
section 3 we deal with the MUTEX, and eﬀects which may alter its performance in
an arbiter. Section 4 examines the eﬀects of noise and non-uniform distributions of
events in synchronizers and arbiters, and ﬁnally section 5 uncovers some anomalous
responses in commonly used circuits.
2 Synchronizer reliability
Using a simple model of metastability, represented by the solution of the second
order diﬀerential equation of cross coupled gates, the output voltage V1 can be
described in terms of time t, and a time constant τ , which is determined by the
gain bandwidth product of the transistors τ = CAG =
1
GainBandwidth . This leads
to a closed form expression for the output voltage as a function of time [3] [4]
V1 = Kae
−t
τa + Kbe
t
τb
It is possible to estimate from this the input conditions necessary to produce a
metastable response of a given time, and hence how often this time will be exceeded
in a synchronizer. It is usual to simplyfy the expression to the second term where
the output voltage V1 for a latch in metastability diverges exponentially from the
metastable level so that at time t such that:
V1 = Kbe
t
τ
The initial condition, Kb, depends on the input time overlap between clock and
data. If the data input changes to a high much earlier than the clock, will be
positive, so the output voltage will reach the digital high value of +Vdd2 quickly.
If it changes from low to high much later than the clock will be negative, so the
output voltage will reach a low value quickly. In between, the value of will vary
according to the relative clock data timing, and at some critical point Kb = 0, so
the output voltage is stuck at zero. We will call the clock data timing that gives
Kb = 0, the balance point, and we will measure input times relative to this point
using the symbol Δtin. If the synchronizer fails when the input overlap is shorter
than Δtin by giving an output response longer than the resolution time allowed,
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Fig. 1. Multiple FPGA cell latch
the mean time between failures will be:
MTBF = 1fdfcΔtin
Failure occurs when Δtin = Twe
−t
τ , so we can get the mean time between failures:
MTBF = e
t
τ
fdfcTw
, [2]
where Tw is known as the metastability window. MTBF depends on fd and
fc, which are system parameters rather than circuit parameters, so we can get a
characterization of a synchronizer which is dependent only on the circuit parameters
τ and Tw :
Δtin = Twe
−t
τ
This analysis applies to most simple latches, but may not hold for more com-
plex devices, made from gates with more than one time constant in the feedback
loop, or with long interconnections. It is very important for any ﬂip-ﬂop used for
synchronization that it is characterized as a single cell with a ﬁxed layout, and not
assembled from individual gates or, for example, FPGA cells, because the feedback
interconnection may have additional time constants, and the diﬀerential equation
that describes the small signal behavior will be correspondingly complex. An exam-
ple of multiple time constants is shown in ﬁgure 1, where a latch has been assembled
out of two FPGA cells. In this ﬁgure the latch output change is being used to trigger
the oscilloscope, and the ﬁgure shows a histogram of clock events. The time scale is
0.5ns/division. Because of the additional delay in the feedback loop the resolution
time constant is nearly 1ns, and the histogram of clock to output times rises and
falls as a result of oscillation in the output trajectory. For comparison the histogram
from a standard latch on the same FPGA is also shown. Here, the resolution time
constant is much faster at around 40ps and there is no sign of oscillation.
If the time allowed for metastability is short, we must also take into account
the ﬁrst term in the response equation. For many metastable events, the initial
conditions are such that Kb, which is the voltage diﬀerence between output nodes
at the start, is less than 10mV, and while Ka, the common oﬀset at the start, may
be as much as 0.5V. In these circumstances the Ka term is important, but it is
only important in determining the response times for metastable events resolving
early. This is because simple circuits using gates with only one time constant always
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Fig. 2. Model response
reach the linear region quickly. τa is small outside the linear region and so the Ka
term becomes small very quickly. The metastable events that cause synchronizer
failures last a long time, and will have trajectories that spend most of their time in
the linear region and so we can usually still use the simpliﬁed second order model
to predict the time it takes ﬂip-ﬂop circuits to escape from metastability. The
diﬀerence between early and late trajectories, and how they are aﬀected by the Ka
term can be seen in ﬁgure 2.
This ﬁgure shows the response of the two outputs in a latch against time as
predicted by the small signal model when both outputs start from a point higher
than the metastable level and from a point lower. There is a common mode initial
oﬀset of both outputs given by Ka = + 150mV and 150 mV from the metastable
level of 0.55V for the high start and low start curves respectively. For both these
trajectories Kb = 4 mV, representing the initial diﬀerence between the two outputs.
We use τa = 25 ps and τb = 42.5 ps to represent a typical situation where A is about
5-10. It is common for the exit from metastability to be detected by an inverter
with a slightly diﬀerent threshold from the metastability level of the ﬂip-ﬂop. Thus
when Vout exceeds that level the inverter output changes from a high to a low. The
metastability level of the ﬂip-ﬂop here is 0.55V, and the threshold level is 0.58V
(the dotted line). Vout exceeds 0.58V at 80ps for the high start of 0.7V and at
93ps for the low start of 0.4V. Note that the time diﬀerence depends upon the
threshold level, and that if the high start trajectory never goes below 0.58V, that
is if Kb > 4.7 mV, metastability is not detectable for output time delays between
0 and 65ps because the detecting inverter output remains low all the time. From
these curves it can be seen that the metastability resolution time depends on the
value of Ka during the ﬁrst 100ps, but not beyond that.
The most common representation of the reliability of a synchronizer is to count
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Fig. 3. Output escapes against time
the number of times the output escapes from metastability within δt of t. T is
the period over which events are measured, and the number of events that resolve
within t is:
− ddt [fdfcTTwe
−t
τ ]δt, or − δtτ [fdfcTTwe
−t
τ ]
Oscilloscope traces showing metastable escapes against time are shown in ﬁgure
3.
2.1 Future Processes
One of the problems of synchronizers in submicron technology is that latches using
cross coupled inverters do not perform well at low voltages and low temperatures.
Since the value of τ depends on the small signal parameters of the inverters in the
latch it is more sensitive to power supply variations than the large signal propagation
delay expected when an inverter is used normally. This is because the conductance of
both the p and n type devices can become very low when the gate voltage approaches
the transistor threshold voltage VT , and consequently time constants can become
very high. As Vdd reduces in submicron processes, and VT increases, the problem of
increased τ and therefore greatly increased synchronization time gets worse. Typical
plots of τ against Vdd for a 0.18μ process is shown in ﬁgure 4. It can be observed
from this ﬁgure that τ increases with Vdd decreasing and the reduction in speed
becomes quite rapid where Vdd approaches the sum of thresholds of p and n-type
transistors so that the value of τ is more than doubled at a Vdd of 0.9V, and more
than an order of magnitude higher at 0.7V, -25 ◦C. For comparison the typical large
signal inverter delay with a fan out of four (FO4) in this technology is shown. This
demonstrates τ is likely to track the processor logic delay rather poorly, making
design diﬃcult. The increase in τ can have a very important eﬀect on reliability.
For example, a synchronizer in a system where a time equivalent to 30τ has been
allowed might give a synchronizer MTBF of 10,000 years. A 33 % increase for τ , in
this synchronizer will cause that time fall to an equivalent of only 20τ . As a result
the MTBF drops by a factor of e−10 from 10,000 years, to less than 6 months.
It is therefore very important, that worst case variations of all parameters, such
as process ﬂuctuations, temperature, and power supply are taken into account in
any estimate of τ to ensure that the reliability of the system under all operating
conditions is as expected, and circuits are needed that are robust to variations of
process, voltage and temperature.
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Fig. 4. Jamb latch τ vs Vdd
One way of improving the value of τ is to increase the current in the transistors
by increasing all transistor widths, but this will also increases power dissipation.
In order to estimate the average energy used during metastability, we will assume
that the average metastability time isτ . As the transistor width increases, the total
switching energy increases in proportion but τ only decreases slowly as transistor
sizes increase, and reaches a limit at around 31ps. While τ can be optimized for
conventional circuits, sensitivity to PVT variation remains a problem. An improved
synchronizer circuit [11] that is much less sensitive to power supply variations is
shown in ﬁgure 5.
This circuit is essentially a modiﬁed Jamb latch where two 0.8μ p-type load
transistors are switched on when the latch is metastable so as to maintain suﬃcient
current to keep the total transconductance high even at supply voltages less than
the sum of thresholds of the p and n-type transistors. Two 0.5μ feedback p-types
are added in order to maintain the state of the latch when the main 0.8μ p-type
loads are turned oﬀ. Because of these additional feedback p-types, the main p-types
need only to be switched on during metastability, and the total power consumption
is not excessive. In the implementation of ﬁgure 5 a metastability ﬁlter is used to
produce the synchronizer output signals, which can only go low if the two nodes have
a signiﬁcantly diﬀerent voltage. The outputs from the metastability ﬁlter are both
high immediately after switching, and are then fed into a NAND gate to produce
the control signal for the gates of two main p-types. In this circuit, main p-types are
oﬀ when the circuit is not switching, operating like a conventional Jamb latch, but
at lower power, then when the circuit enters metastability the p-types are switched
on to allow fast switching. The main output is taken from the metastability ﬁlter,
again to avoid any metastable levels being presented to following circuits. Now
there is no need for the feedback p-types to be large, so set and reset can also be
small. The optimum transistor sizes for the improved synchronizer are shown in
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ﬁgure 5, and the resultant τ at Vdd of 1.8v is as low as 27.1ps because the main
transconductance is provided by large n-type devices and because there are two
additional p-types contributing to the gain. It also operates well at 0.6V Vdd and
-25◦C, because it does not rely on any series p and n-type transistors being both
switched on by the same gate voltage. The relationship between τ and Vdd for the
improved synchronizer is shown below in ﬁgure 6.
The switching energy for this circuit is 20 % higher than a conventional Jamb
latch. At the same time as maintaining a low value ofτ , the ratio between τ and
FO4 is much more constant at around 1:3 over a wide range of Vdd and temperature.
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3 Arbitration and the MUTEX
Mutual exclusion circuits are the core component of arbiters and of pausible GALS
clock generators. A typical MUTEX is used to arbitrate between an input request
and the clock as shown in ﬁgure 7.
When the request signal goes high the run signal stays low if it is already low
(clock is high), or goes low the next time the clock goes high. The clock cycle is
completed by the other input to the C gate going low after the delay time. The clock
then goes low, and a high going edge arrives at the C gate after the delay. Because
run remains low a new cycle starts. When the request goes low again, the clock is
low, run goes high and a new cycle of the clock is initiated. The characteristics of
MUTEX circuits vary depending on how metastable levels are ﬁltered out. There
are two basic ways of providing such ﬁlters, either gates with a threshold level
slightly diﬀerent from the metastable level, ﬁgure 8, or a more sophisticated ﬁlter
ﬁgure 9
Figure 8 shows a simple MUTEX made up of two NAND gates. When, both R1
and R2 go high and the MUTEX outputs may become metastable. Without the
two inverters on the outputs a metastable level of Vdd2 could cause any followingdig-
ital circuits to malfunction. The inverters on the outputs prevent the half level
appearing at the output because they have a lower than normal threshold level. If
the latch is in a metastable state, both inverter outputs are low because the output
level when the circuit is metastable is higher than the output inverter threshold.
Only when one latch output move lower than the inverter threshold can the corre-
sponding inverter output go high. An alternative metastability ﬁlter arrangement,
[8] is shown in ﬁgure 10 where a high output only appears when there is suﬃcient
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diﬀerence between the two latch outputs. The advantage of this is that it will ﬁlter
out metastable outputs where both output voltages have the same value irrespective
of whether the output voltage is, high, low, or half level. Thus it can also be used to
remove the eﬀects of metastability in circuits where both outputs go up and down
in phase. Only when they diverge can an output appear from the ﬁlter. In ﬁgure
9 one of R1 and R2 may go high just before the other causing the latch to start to
change state, but if the overlap is short the latch may be left in metastability. The
NAND gate outputs both start high, but the ﬁlter outputs are low because the two
p-type transistors are non-conducting
When both gate outputs go to the same metastable level, the ﬁlter outputs
remain low, and as the metastability resolves, the latch outputs diverge. Only
when there is a diﬀerence of at least Vt between the gate outputs can the ﬁlter
output start to rise, so that one output rises when the high output gate is at about:
Vdd+Vt
2 , and the low output gate is at about
Vdd+Vt
2 .
3.1 Eﬀects of Filtering
The event histograms of latches with metastability ﬁlters can be aﬀected by the
nature of the ﬁlter. By SPICE simulations and measurements on sample circuits it
is possible to ﬁnd the output times for a range of input time diﬀerences between R1,
and R2. Typical results are shown in the event histograms of ﬁgure 10 and ﬁgure
11.
Figure 10 shows the eﬀect of the circuit with a ﬁlter of the type shown in ﬁgure 9,
where the gate outputs must go more than Vt2 in order to escape from metastability.
Output times in this ﬁgure are measured as the elapsed time in multiples of τ after
the last input goes high. In ﬁgure 11 the initial slope is signiﬁcantly faster than
the ﬁnal slope, because the outputs are taken from low threshold inverters with a
threshold only about Vdd30 below the metastable level. Early trajectories therefore
escape more quickly than the later ones even though the transistor sizes are similar
in the two ﬁlters.
In ﬁgure 10 the slope of the trend line is slower because the loading on the
MUTEX outputs is greater, but the increase in delay applies equally to early and
late events, so there is little diﬀerence between initial and ﬁnal slope. In fact loading
eﬀects often dominate the time delays in a MUTEX, particularly if the low threshold
inverters are made by paralleling the inputs on a multi-input OR gate. The resulting
D. Kinniment / Electronic Notes in Theoretical Computer Science 245 (2009) 85–101 93
Fig. 10. Histogram for metastability ﬁlter
Fig. 11. Histogram for MUTEX with low threshold output inverters
large increase in capacitance loading may easily double both the delay time and the
metastability time constant τ .
4 Noise and Non-uniform distributions
In a synchronizer application all input time distributions are equally probable and
noise does not aﬀect the probability of a particular outcome. In order to show this,
let us assume a normal distribution of noise voltages such that the probability of a
noise voltage being within dv1 of v1 is
P1(v1) =
1
en
√
2π
e
−v
2
1
2e2n .dv1
Here the RMS noise voltage is en, and the probability of the noise voltage being
somewhere between −∞ and +∞ is:
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∫∞
−∞
1
en
√
2π
e
−v
2
1
2e
2
n .dv1 = 1
Further, we will assume for a normal synchronizer that the probability of a
particular initial voltage diﬀerence, Kb, being within dv of v is
P0(v) =
dv
V
where V is the range of voltages over which the probability is constant. If the
probability density of the initial voltage diﬀerence is constant, then the probability
density of the trajectories at any time is also constant. We convolve these two to
get the resulting probability density of initial diﬀerences at the latch nodes.
P (v) =
∫∞
−∞ P1(v1).P0(v − v1).dv1.dv
In a normal synchronizer P0(v− v1) is a constant over a range much wider than
the noise voltage, (V >> en), so it can be taken outside the integral
P (v) = 1V
∫ V/2
−V/2
1
en
√
2π
e
−v
2
1
2e2n .dv1, and
∫∞
−∞
1
en
√
2π
e
−v
2
1
2e2n .dv1 = 1.
The ﬁnal probability density is also constant,
P (v) = dvV
and the result is nearly the same as the one we started with.
The process of convolution is illustrated in ﬁgure 12, where the noise distribution
P1(v), is convolved with the initial diﬀerence distribution P0(v), to produce the
result P (v). In fact it does not matter much that we used a Gaussian distribution
of noise voltages, any other distribution with negligible probability outside V/2 and
+V/2 would give a similar result.
Sometimes the two inputs can become intentionally or unintentionally locked
together so that the data available signal always changes at exactly the same relative
time. If this time the balance point of the latch or MUTEX, the input is called a
malicious input, and metastability times could become very long were it not for the
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presence of noise. For a malicious input the initial diﬀerence voltage between the
nodes is always 0V, and the situation is very diﬀerent from a normal synchronizer
because V << en, so that if v = 0, P0(0) = 1, and if v = 0 P0(v) = 0. Looking at
the two cases separately,
when v1 = v,
P1(v1).P0(v − v1) = P1(v), Otherwise P1(v1).P0(v − v1) = 0
This means that
∫∞
−∞ P1(v1).P0(v − v1).dv1 = P1(v), or P (v) =
1
en
√
2π
e
−v
2
1
2e2n .dv.
So the result of adding noise to an initial time diﬀerence between clock and
data diﬀerence that is always equal to the balance point, is to produce a distri-
bution of initial diﬀerences equal to the noise distribution. This is the intuitively
obvious result shown in ﬁgure 13, in which the noise has the eﬀect of knocking the
metastability oﬀ balance so that it resolves quicker.
The eﬀect of noise on the average metastability time is now determined by the
probability of the initial diﬀerence being near the balance point, so it is possible to
compute the MTBF for a synchronizer in a typical application where all values of
data to clock times are equally probable. This was shown to be MTBF = e
t
τ
fdfcTw
earlier. For the case where the initial diﬀerence is determined solely by noise, the
probability of a long metastable time where Kb is less than Vx is given by the number
of clocks in time T, multiplied by the probability of a noise voltage less than Vx, or
[fcT ][
Vx
en
√
2π
].
This gives MTBF = en.
√
2π.e
t
τ
fc.Ve
. Comparing the two formulae, it can be seen
that fd no longer appears in the formula for a malicious input because the data is
assumed to change at exactly the same time as the clock. Tw is associated with
input conditions, which do not now determine the input time, and the noise allows
the ﬂip-ﬂop to resolve quicker, larger noise voltages giving longer MTBF, and no
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noise meaning zero MTBF. As an example, if Tw = 10 ps, en = 0.8mV, and fc, fd
= 100MHz, a normal synchronizer would have an MTBF of 10−5.et/τ , where one
with a malicious input would have an MTBF of 2.10−10.et/τ . To get the reliability
for a synchronizer with a malicious input to be the same as the normal synchronizer
reliability with a uniform distribution of clock-data overlaps we would need an 11τ
longer synchronization time. A ﬁgure of en = 0.8mV, or 0.1ps time variation, would
represent the eﬀects of internal thermal noise only. In practice jitter on the clock or
data of a small system might be 4ps, and in a large system 20ps clock jitter would
not be unusual. If this jitter has a Gaussian distribution it would be suﬃcient to
add 7.1τ or 5.5τ to the synchronization time in order to get the same reliability.
4.1 Asynchronous systems
In an asynchronous system arbitration is subject to delay due to metastability, but
if the relative timing of the competing requests is uniformly distributed, the average
additional delay from this cause is only τ . In many systems the requests are not
uniformly distributed, for example in a pipelined processor where both instructions
and operands generate requests from diﬀerent parts of the pipeline to the same
cache memory. In this case the dynamics of the system may cause both requests
to collide frequently, and in the worst case, always at similar times. In this worst
case situation jitter and noise could spread the request spacing over a range of, say,
5ps rather than exactly zero every time. Even a system with nominally constant
probability density for input time spacing can have 3:1 or 4:1 variations as in ﬁgure
14
The time t taken by the MUTEX to resolve can be found from averaging the
time over all possible inputs
t = τ. ln[ TwΔtin ], AverageT ime = τ.
∫∞
0 ln(
Tw
Δtin
).dΔtin
If the time variation is restricted either because of a malicious input and noise
or a smaller that normal range of possible input times to Tn, we need to average
the response time over the range 0 to Tn.
AverageT ime = τ.
∫ Tn
0 ln(
Tw
Δtin
).dΔtin
The result of averaging is:
AverageT ime = τ.[1 + ln(TwTn )]
So if the noise is as wide or wider than the metastability window, the extra time
is still only τ , but if it is much less, for example if Tw is 100ps, and Tn as low as
5ps, the average time might be 4τ rather than τ
5 Measuring Eﬀects in deep metastability
The traditional measurement method uses two oscillators with a similar frequency
to provide data and clock for the synchronizer. In this way the overlap time between
data and clock is evenly distributed over a range of times equal to the diﬀerence
between the clock and data periods. The drawbacks of this method include the
relatively few deep metastability events close to the balance point as these events
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are produced by very small overlap times and they have very small probability, and
theuneven distribution of evants around this point shown in ﬁgure 14. This makes it
diﬃcult to measure τ in the deep metastability region. Measurements or simulation
of the early deterministic region can give a falsely optimistic result [2], [6]. Recently
a new measurement method called deep metastability measurement was introduced
by Kinniment et al in [6].
As can be seen in ﬁgure 15, the deep metastability measurement method uses
only one oscillator and two delay lines to provide data and clock for the synchronizer.
One delay line is ﬁxed and the other one is variable. The output of the synchronizer
is used to control the variable delay line so that the loop settles at a point where
the number of high output events is the same as the number of low output events.
When the loop has settled the distribution of data input times is small, and close
to a normal distribution. In this way the synchronizer is forced into metastability
on almost every clock cycle and more deep metastability events can be observed.
The measurement can then be conducted in the deep metastability region, which
gives a more reliable result for the synchronizer performance. Our measurement is
made by comparing the distribution of input events with the distribution of output
events. In this experiment we count the number of input events where the data is
ahead of the balance point by times between 0 and tin and then count the output
events between inﬁnity and a time tout The value of tout that gives the same output
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Fig. 16. Input histogram of Jamb latch
Fig. 17. Output histogram of Jamb latch
count as the input count given by tin establishes the correspondence between tin
and tout as shown in ﬁgures 16 and 17.
The method is described in detail in [6] , and allows us to construct the input
time vs output time from the input distribution and output distributions recorded
by the oscilloscope. One problem is that the input time distribution is obscured
by measurement noise. [6] also shows how this noise can be removed by adjusting
the ratio of high output events and low output events. Many synchronizer circuits
have a slightly worse reliability in the second half of the clock cycle than might
be expected from projecting the trends measured in the ﬁrst half of the cycle, and
some are signiﬁcantly worse. This is often because attention has been given to
minimizing the metastability time constant of the master ﬂip ﬂip, but not the slave.
There is also a hand-over eﬀect when the clock goes low [10], [6] which increases the
delay further. While these eﬀect can be estimated theoretically, or by simulation
[10], they are not easy to measure using conventional methods. The techniques
described in [6] can allow measurement of synchronizer reliability into the region
after the back edge of the clock. In some ﬂip ﬂops, the low going clock transition is
associated with a 1.5 - 2ns increase in output time for events after the back edge.
This additional delay is clearly observable in the back edge measurements of ﬁgure
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Fig. 18. ﬂip ﬂop Input time vs. Output time for diﬀerent back edge times
18 where the input output time characteristics for a long clock high pulse (50ns)
are compared with those for shorter pulses of 4ns and 5 ns. The long pulse has
little eﬀect on the metastability resolution time, but the short ones add up to 2ns
to metastability resolution times after the back edge.
6 Conclusions
Synchronization and arbitration components can comprise a n important part of
the latency involved in communication paths in a GALS system. Calculating the
performance of these components is not necessarily straight forward, and the ef-
fect of noise is to make the computation paths non-deterministic. Noise increases
as dimensions reduce, so non-determinism also increases making probabilistic esti-
mations of performance necessary Until recently tools to enable the simulation of
reliability in the second half of the clock cycle have not been available. This has re-
sulted in the poor design of some synchronizer library elements which have a longer
metastability time constant in the second half of the clock cycle as compared with
the ﬁrst half. Taking this together with the additional delay involved in the hand
over of metastability from master to slave, the reliability may be a several orders of
magnitude worse than expected
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